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Abstract 
We report the transport properties of mechanically exfoliated few-layer SnSe2 flakes, whose 
mobility is found with four probe measurements to be ~ 85 cm
2
V
-1
s
-1
 at 300 K, higher than those 
of the majority of few-layer transitional metal dichalcogenides (TMDs). The mobility increases 
strongly with decreased temperature, indicating a phonon limited transport. The conductivity of 
the semiconducting SnSe2 shows a metallic behavior, which is explained by two competing 
factors involving the different temperature dependence of mobility and carrier density. The 
Fermi level is found to be 87 meV below the conduction band minima (CBM) at 300 K and 12 
meV below the CBM at 78 K, resulting from a heavy n-type doping.  Previous studies have 
found SnSe2 field-effect transistors (FETs) to be very difficult to turn off. We find the limiting 
factor to be the flake thickness compared with the maximum depletion width. With fully depleted 
devices, we are able to achieve a current on-off ratio of ~10
5
. These results demonstrate the great 
potential of SnSe2 as a two dimensional (2D) semiconducting material and are helpful for our 
understanding of other heavily doped 2D materials. 
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Two dimensional transition metal dichalcogenides have drawn great attention due to their unique 
mechanical, optical and electronic properties. These materials have a general chemical formula 
MX2, where M represents a transition metal (Nb, Ta, Mo, W, Re, etc.) atom and X a chalcogen 
(S, Se) element. Recent studies showed their applications in high-speed, low-power FETs,
1
 
phototransistors,
2
 logic circuits,
3
 etc. While TMDs have been extensively investigated, group 
IVA dichalcogenides, such as SnSe2, have just started to attract attention. Thick (84 nm) SnSe2 
flakes have been made into high drive current FETs.
4
 Thinner SnSe2 flakes in combination with 
other 2D materials, such as black phosphorus (BP)
5
 and WSe2,
6
 have been adopted in tunneling 
devices, which showed pronounced negative differential resistance (with BP and WSe2) or good 
subthreshold swing (with WSe2). SnSe2 flakes have also been used as high performance 
photodetectors.
7,8
 Despite these efforts in utilizing SnSe2, however, most of its basic electronic 
properties as a 2D material still remain to be explored.  
In this work, we investigate the transport properties of few-layer SnSe2 flakes exfoliated from 
bulk single crystals. We find their phonon limited intrinsic mobility to be ~ 85 cm
2
V
-1
s
-1
 at 300 
K and 233 cm
2
V
-1
s
-1
 at 78 K, which is higher than those of most of the TMDs studied to date.
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We also measure their temperature dependent carrier density, from which we carefully extract 
the Fermi level position to be 87 meV below the CBM at 300 K and 12 meV below the CBM at 
78 K. The small activation energy combined with a strong temperature dependence of mobility 
results in an interesting metallic behavior. Due to its heavy n doping, FETs based on SnSe2 have 
been found to be very difficult (if not impossible) to turn off. 
4-7,10
 We solve this problem with a 
vertical charge distribution model and identify a critical flake thickness, below which the FET 
can be turned off with a simple Si back gate. With this type of device, we are able to achieve a 
current on-off ratio of ~10
5
 at 78 K.  
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The crystal structure of SnSe2 belongs to the hexagonal space group P3̅m1. It is a van der Waals 
material with 1T structure. Within each layer, every six Se atoms are located at the corners of an 
octahedron and feature an inversion symmetry with respect to the central Sn atom (Figure 1(a) 
inset). We grew bulk SnSe2 single crystals with the chemical vapor transport method.
11
 Tin 
powder (99.99%, Macklin) and selenium powder (99.999%, Aladdin) were mixed with a 
stoichiometric ratio of 1:2, without further purification. Iodine prills (99.8%, Greagent) were 
used as the transport agent. The mixture was sealed in a quartz tube under the pressure of 10
-3
 Pa 
and placed in a two-zone furnace, where the mixture at one end was kept at 550 ℃ and the 
growth end was set at 500 ℃. After three days, large (~dozens of mm2) and thin (~100 µm) 
pieces of black SnSe2 flakes with metallic luster were obtained at the cold end of the tube.  
  
FIG. 1. (a) XRD data of an as-grown SnSe2 crystal. Only peaks corresponding to {001} planes are visible 
due to the highly oriented van der Waals structure. (b) AFM image of an 8.6 nm thick SnSe2 flake. (c) 
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Raman spectrum of the same sample in (b). (d) Optical microscope image of the 8.6 nm SnSe2 FET 
device on 300 nm silicon dioxide substrate. 
In order to examine the quality of the as-grown crystals, X-ray diffraction (XRD) (Bruker, D2-
PHASER) was performed. XRD data (Figure 1(a)) indicates that our SnSe2 crystal has highly 
oriented layers with an interlayer distance of 0.614 nm. The diffraction peaks match well with 
previous SnSe2 powder XRD results.
8,12
 We then used the scotch tape method
13
 to exfoliate 
SnSe2 flakes onto highly doped p-type Si substrates covered with 300 nm thermally grown SiO2. 
Few-layer (10 nm or less) flakes were identified with optical microscope based on the 
interference colors of the material on the oxide substrate.
14
 Then atomic force microscope (AFM) 
(Asylum, MFP-3D) was used to measure their thickness. One typical few layer flake of 8.6 nm is 
shown in Figure 1(b). Based on the interlayer distance measured by XRD, this flake consists of 
~14 layers.  
To examine the quality and stability of the exfoliated flakes, we use Raman spectroscopy 
(Thermo Fisher Scientific, DXR) to measure the fingerprint vibrational modes of the sample. 
Figure 1(c) depicts the Raman spectrum of the flake shown in Figure 1(b), using 532 nm laser 
excitation with 2 mW incident power. There are two strong peaks located at 110.2 cm
-1
 and 
185.4 cm
-1
, corresponding to the Eg (in plane) vibration mode and the A1g (out of plane) vibration 
mode, in good agreement with bulk single crystals.
15
 In addition, the Raman signal of few-layer 
SnSe2 flakes did not show any detectable degrading even when the samples were stored in 
ambient condition for weeks, manifesting the stability of SnSe2 at its 2D limit. Previous 
experimental and theoretical studies have shown that SnSe2 has an indirect band gap.
16-18
 We 
attempted to measure photoluminescence (PL) on the exfoliated thin SnSe2 flakes. No PL peak 
near its band gap
16
 of 1.0 eV could be detected, which is in line with the gap being indirect.  
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To assess the electronic properties of SnSe2 few-layer flakes, we used electron-beam lithography 
to fabricate SnSe2 FETs. An optical image of the 8.6 nm thick SnSe2 FET device is shown in 
Figure 1(d). 5 nm of titanium and 50 nm of gold were deposited as electrodes by electron-beam 
evaporation followed by lift off. All electrical measurements were performed in vacuum (~10
-5
 
mbar) and in dark with a Janis ST-500 probe station. 
 
 
FIG. 2. (a) IDS vs. VDS of the 8.6 nm SnSe2 FET device at various temperatures T with the back-gate 
grounded. (b) Intrinsic conductivity  vs. back-gate voltage Vg of the 8.6 nm SnSe2 FET device at various 
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T. Inset: zero-gate-voltage conductivity extracted from Fig. 2(b) main panel data increases with 
decreasing temperature, presenting metallic behavior in the semiconducting SnSe2. 
Figure 2 shows electrical transport characteristics of the back-gated SnSe2 FET device shown in 
Figure 1(d), with channel length L = 6.0 m and width W = 5.7 m. Two terminal I-V curves 
measured at different temperatures with back gate grounded is shown in Figure 2(a). The drain-
source current IDS changes linearly with the drain-source voltage VDS from room temperature all 
the way down to 78 K, indicating the good electrical contact. With a work function of 4.3 eV,
19
 
titanium is expected to form an Ohmic contact with n-type SnSe2, which has an electron affinity 
of 5.2 eV.
20
 Figure 2(b) shows the intrinsic conductivity  versus back-gate voltage Vg using 
four-probe measurement, with temperatures ranging from 300 K to 78 K.  The device shows an 
n-type behavior, consistent with SnSe2 being an n-type semiconductor and titanium electrodes 
having no Schottky barriers to its conduction band. A couple of interesting features are 
noticeable in the data. First, in the whole gate voltage range from - 60 to 60 V the transfer curve 
is almost linear at all temperatures. No turn off can be observed. This is due to the very high 
carrier density, which will be discussed in more details later. Second, as temperature goes down 
the conductivity increases. To see it more clearly, we plot the zero-gate-voltage conductivity at 
various temperatures in the inset of Figure 2(b). This seemingly metallic behavior is actually due 
to two competing factors that determine the conductivity. In the simple Drude model 
conductivity 𝜎 = 𝑛𝜇𝑒, where 𝜇is the carrier mobility, 𝑛 the carrier density and 𝑒 the electron 
charge. For a semiconductor with electron-phonon scattering limited mobility, 𝜇 increases with 
decreasing temperature T as𝜇 ∝ 𝑇−𝛾, where theoretical predicted 𝛾 is about 1.7.21 On the other 
hand, 𝑛 decreases with decreasing T as 𝑛 ∝ 𝑇1.5exp⁡[−(𝐸𝐶 − 𝐸𝐹)/𝑘𝑇],
22
 where 𝐸𝐹 is the Fermi 
level, 𝐸𝐶 the CBM energy and k the Boltzmann constant. For a heavily doped semiconductor, 
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𝐸𝐶 − 𝐸𝐹 is small, so the dependence of 𝜇 on T dominates. This will result in increasing 𝜎 with 
decreasing T, contradicting to the behavior of a normal semiconductor. 
 
FIG. 3. (a) Extracted intrinsic field-effect mobility 𝜇 vs. T. Inset: fitting Fig. 3(a) main panel data with the 
form 𝜇−1 = 𝐴 + 𝐵𝑇𝛾yields an exponent 𝛾 = 2.1, indicating that phonon scattering limits the mobility. (b) 
Extracted carrier density n vs. T. Upper inset: the energy difference between the Fermi level and the CBM 
∆𝐸 = 𝐸𝐶 − 𝐸𝐹 at various T. Lower inset: band diagram of SnSe2 at 300K with ∆𝐸 = 87 meV. 
We further quantitatively analyze this behavior by extracting the field-effect mobility 𝜇  and 
carrier density n at different temperatures. Temperature-dependent intrinsic mobility of the 8.6 
nm SnSe2 FET device is shown in Figure 3(a). The mobility at room temperature is found to be 
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85 cm
2
V
-1
s
-1
, extracted from 𝜇 = (d𝜎/d𝑉𝑔)/𝐶𝑜𝑥, where Cox = 1.15×10
-8
 F/cm
2
 is the gate oxide 
capacitance per unit area. The mobility compares favorably with other few-layer 2D materials, 
such as MoS2, whose room-temperature mobility is about 50 cm
2
V
-1
s
-1
 without interface 
engineering.
9
 This shows the great potential of SnSe2 as a high quality channel material for ultra-
thin FETs. From analyzing the temperature dependence of 𝜇, the major scattering mechanism of 
electrons in SnSe2 can be found. Phonon and charged impurity scattering are the two major 
factors that affect mobility, which have distinctly different temperature dependence. The data in 
Figure 3(a) shows increased 𝜇 at decreased T, which can be fitted with the formula 𝜇−1 = 𝐴 +
𝐵𝑇𝛾 , as shown in Figure 3(a) inset. The exponent 𝛾 = 2.1  is obtained, indicating electron-
phonon scattering to be the dominant factor that limits the mobility of SnSe2 devices. 
We then analyze the temperature dependence of carrier density at zero gate voltage, from which 
the energy difference ΔE between the Fermi level and the CBM at various temperatures is 
obtained. The carrier density can be calculated as 𝑛 = 𝜎/(𝜇𝑒), where both ⁡𝜎 and 𝜇 are zero 
back-gate voltage values. Figure 3(b) shows that the extracted carrier density decreases from 300 
K to 78 K, which is expected for a semiconductor. On the other hand, for a true metallic material 
the carrier density should not change with temperature
23
 (except for a minor change due to 
thermal expansion of the material). With the knowledge of n(T) in Figure 3(b), ∆𝐸  can be 
derived. Considering SnSe2 as nondegenerate (which is justified later), the carrier density can be 
expressed as
22
  
                                              𝑛 = 2𝑀𝐶(
2π𝑚𝑑𝑒𝑘𝑇
ℎ2
)3/2exp⁡(−
𝐸𝐶−𝐸𝐹
𝑘𝑇
),                                              (1) 
where h is the Plank constant, mde the density-of-states effective mass at the CBM (or valley) and 
MC the number of valleys in the conduction band within the first Brillouin zone. For SnSe2 the 
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CBMs are located at the edges of the hexagonal prismatic Brillouin zone,
17
 so there are 3 
degenerate valleys and MC = 3. The density-of-states effective mass for SnSe2 at CBM can be 
taken as 2.9m0 (m0 is the free electron mass).
24
 Combining these values with Eq. (1), the energy 
difference ∆𝐸 = 𝐸𝐶 − 𝐸𝐹  is obtained, as shown in Figure 3(b) upper inset. At elevated T, the 
carriers induced by the thermal excitation slightly move the Fermi level down to promote more 
electrons from the donor level to the conduction band, similar with previous result for silicon.
22
 
In Figure 3(b) lower inset, we draw the band diagram with ∆𝐸 of 87 meV at room temperature. 
This value is small compared with the band gap (but still more than 2 times larger than the 
thermal energy, justifying the nondegenerate assumption used for Eq. (1)), indicating high 
doping density and shallow donor level in the SnSe2 flakes. The candidates for the dopants could 
be intrinsic, like Sn vacancies; or extrinsic, like I impurities. Further study is needed to fully 
understand the doping mechanism and improve the crystal quality. 
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FIG. 4. (a) 𝜎 vs. Vg for the 8.6 nm thick SnSe2 FET device at 78 K. Shaded area in the curve shows linear 
𝜎 vs. Vg regime with small negative Vg. (b) 𝜎 vs. Vg for a 6.6 nm thick SnSe2 device at 78 K. (c) and (d) 
Band diagrams in the Si/SiO2/SnSe2 structure with small negative Vg and large negative Vg respectively. 
The flake is thicker than the maximum depletion width Wdm. (e) Band diagram for a fully depleted sample 
with thickness less than Wdm. 
Due to the high doping density, a large gate voltage is needed to fully deplete the channel and 
turn off the device. According to the data in Figure 3(b) the carrier density n0 at zero gate voltage 
at 78 K is 6.4×10
12
 cm
-2
.  Using the simple capacitance model, to deplete the device we need a 
gate voltage of  𝑉𝑔 = −𝑛0𝑒/𝐶𝑜𝑥 ⁡≈ −90⁡V. However, even when the Vg is swept to -150 V the 
device is still not turned off as shown in Figure 4(a). The conductivity decreases at a slower rate 
than the gate voltage after Vg passes -30 V. This behavior has been observed by several previous 
reports.
4-7,10
 It can be understood by considering the charge distribution in the vertical direction 
of the flake. Due to the finite thickness and high carrier density, we cannot treat the 8.6 nm SnSe2 
flake as a homogenous 2D electron gas. Using the metal-insulator-semiconductor model,
22
 the 
gate can only modulate carrier density within the depletion width (or Debye length at very small 
gate voltage) near the oxide. From small to medium negative gate voltage the depletion width is 
growing according to 𝑊𝑑 =⁡√2𝜀𝑟𝜀0𝜑𝑠/(𝑒𝑁𝐷) ,
22
 where 𝜀𝑟  is the relative permittivity of 
semiconductor, 𝜀0 the vacuum permittivity, 𝜑𝑠 the surface potential defined in Figure 4(c) and 
ND the donor density. This corresponds to the linear regime in shaded area of Figure 4(a), with 
the band diagram shown in Figure 4(c).  When the gate voltage becomes even more negative, the 
surface of SnSe2 close to the oxide becomes inverted, as shown in Figure 4(d). In this regime the 
gate voltage starts to induce holes in the channel instead of further depleting the electrons. Since 
the contacts have a large barrier to the valence band, holes cannot contribute to IDS. This results 
11 
 
in the conductivity deviating from the linear dependence on gate voltage. We can calculate the 
maximum depletion width Wdm based on this model. Considering that the initial flat band EF is 
very close to EC (Figure 3(b)) the band gap can be used for the maximum 𝜑𝑠, and the carrier 
density at 300 K can be used as a conservative estimation for 𝑁𝐷. The relative permittivity 𝜀𝑟 of 
SnSe2 perpendicular to the layers is 9.97.
24
 These values give Wdm = 8.9 nm. Note that this is the 
upper bound for Wdm since 𝑁𝐷 is underestimated. The 8.6 nm flake is probably thicker than Wdm, 
so it cannot be fully depleted no matter how large the gate voltage is, as shown in Figure 4(d). 
To confirm this, thinner devices with thickness less than Wdm were fabricated. Figure 4(b) inset 
shows such a device with 6.6 nm SnSe2. Being thinner than Wdm, the whole channel can be 
depleted before the inversion layer is induced (Figure 4(e)). As expected, we can turn off the 
device nicely with a threshold voltage of ~ -100 V. The obtainable on-off ratio in the gate voltage 
range is 10
5
, which is much higher than previously reported back-gated SnSe2 devices
4-8
 and 
much easier to operate compared with ion gel gated devices.
10
 However, thinner devices 
generally show smaller mobility probably due to stronger scattering from the substrate.
9
 𝜇 of the 
device in Figure 4(b) is ~20 cm
2
V
-1
s
-1
. With advanced interface engineering to reduce scattering 
and the high mobility potential of SnSe2 demonstrated in the thicker flake, we expect to obtain 
devices with both good mobility and low threshold voltage in the future. 
In summary, we fabricate n-type FETs with heavily doped few-layer SnSe2, which shows the 
highest on-off ratio up to ~10
5
 at 78K. Using four-probe measurement, intrinsic field-effect 
mobility has been obtained, with the highest value up to 85 cm
2
V
-1
s
-1
 at room temperature. Due 
to the small energy gap between CBM and EF, a seemingly metallic behavior occurs in 
semiconducting SnSe2. The mobility of SnSe2 FET increases significantly with lowering 
temperature, suggesting phonon scattering as the main factor limiting its mobility. We want to 
12 
 
point out that even with such a high doping level, few-layer SnSe2 still shows good mobility. 
Currently we are working on growing higher quality crystals with less dopant concentration. 
With this improvement, we expect few- to mono-layer SnSe2 FETs to fully demonstrate its great 
potential as a high-mobility material for applications in nanoelectronic devices.  
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